

Fig. 1




Fig. 2




Fig. 3




Fig. 4






Fig. 5




Criteria	Original	Optimized
# of Cells	8	1
# of Transistors	32	17
# of Wires (ind. I/O)	12	5



60

96

Fig. 6



Typical standard cell implementation
with no systematic redundancy -- input
a usually has fastest propagation through
cell, c slowest

Implementation of same functionality
with systematic redundancy -- inputs
a and c usually have comparable
propagation delay through module

Fig. 7